## **Contents**

Pre	Preface			
Aci	knowle	dgments		xiii
1	Introduction			1
	1.1	The general framework		1
		1.1.1	Why analog? Why digital?	1
		1.1.2	Why low voltage?	1
		1.1.3	Why low power?	2
		1.1.4	Why CMOS?	2
	1.2	Techniques to reduce the power consumption and the		
		voltage	supply	2
		1.2.1	Analog techniques	2
		1.2.2	Digital techniques	4
	1.3	Why floating gate MOS?		6
	1.4	FGMO	S history	7
	1.5	Structu	re of the book	11
2	The Floating Gate MOS transistor (FGMOS)		15	
	2.1	Introduction		15
	2.2	The Floating Gate MOS (FGMOS) device		15
		2.2.1	Introducing the device	15
		2.2.2	Theory	18
	2.3	Design	ing with FGMOS: problems and solutions	22
		2.3.1	Simulation	22
		2.3.2	Charge accumulation	28
	2.4	Minimum input capacitance: implications to the total area of		
		the dev	ice	35
	2.5	Summary and conclusions		40
	Notation			40

3	FGMOS – Circuit applications and design techniques			43
	3.1 Introduction		ction	43
	3.2 Initial design ideas: three circuit equi		lesign ideas: three circuit equivalents for the FGMOS	43
		3.2.1	FGMOS: a MOS transistor plus an adder	43
		3.2.2	FGMOS: a MOS transistor with a controllable	
			threshold voltage	44
		3.2.3	FGMOS in weak inversion: a current multiplier	45
	3.3	Circuits	s applications and design techniques	46
		3.3.1	A cascode current mirror	46
		3.3.2	Two-stage OPAMP	50
		3.3.3	FGMOS programmable inverter	58
		3.3.4	An offset compensated FGMOS comparator	60
		3.3.5	FGMOS D/A converters	66
		3.3.6	A programmable switched-current floating gate	
			MOS cell	73
	3.4	Summa	ary and conclusions	79
	Nota	tion		81
4	T		and a section of the Charles have described	
4			nalog continuous-time filtering based on the FGMOS inversion ohmic region	87
	4.1			87
	4.2			89
	4.3			0,
	1.5	description		91
		4.3.1	Operating point – design considerations	92
	4.4		mmon Mode Feedback Block (CMFB)	95
	4.5			96
	7.5	4.5.1	_	97
		4.5.2	• • • • • • • • • • • • • • • • • • • •	99
		4.5.3	Common mode DC response	101
	4.6		order effects	103
	4.0	4.6.1		103
	4.7		Supply Rejection Ratio (PSRR)	111
	4.8	Filter e		115
	4.9		<u>-</u>	117
		Summary and conclusions otation		123
	INOta			123
5			nalog continuous-time filtering based on the FGMOS	
		the strong inversion saturation region		
	5.1	Introduction 1		
	5.2	&		
		saturation region for audio applications		130
		5.2.1	Design trade-offs. Power consumption, voltage supply	
			and limits for the transconductance	132

		5.2.2	The Common-Mode Feedback Circuit (CMFB): effects	3
			on the OTA performance	135
		5.2.3	Second-order effects	143
		5.2.4	Power supply rejection ratio	148
		5.2.5	A filter example	152
	5.3		ermediate frequency FGMOS-based filter	157
		5.3.1	The FGMOS-based IF transconductor	158
		5.3.2	The FGMOS cascode load and the CMFB	159
		5.3.3	Dynamic range	162
		5.3.4	Rejection to supply noise	163
		5.3.5	A second-order filter prototype	165
	5.4	A seco	nd-order FGMOS filter in a single poly technology	168
		5.4.1	Effects of the metal–poly capacitors	168
		5.4.2	Experimental results	173
	5.5	Compa	rison	175
	Nota	tion		177
6	Low	power a	nalog continuous-time G <sub>m</sub> -C filtering using the	
			he weak inversion region	185
	6.1	FGMO	S translinear principle	186
	6.2	A G <sub>m</sub> -	C FGMOS integrator using translinear circuits	188
		6.2.1	The state-space integrator equations	188
		6.2.2		189
		6.2.3	Second-order effects	193
		6.2.4	A second-order filter example	202
	6.3	Summa	ary and conclusions	207
	Nota	tion		211
7	Low power log-domain filtering based on the FGMOS transistor 2			
	7.1		omain integration with FGMOS	216
		7.1.1	Basic principle	216
		7.1.2	Basic FGMOS circuits	217
		7.1.3	The integrator	219
		7.1.4	Advantages and disadvantages of using FGMOS	
			transistors	221
	7.2	The see	cond-order filter	222
		7.2.1	The expander	224
		7.2.2	The input stage	225
	7.3		mmon mode control	225
	7.4			
		7.4.1	Multiple operating points in the filter	226 226
		7.4.2	Effect of the parasitic capacitances: qualitative study	228
		7.4.3	Effect of $C_{GD}$ and the mismatch between the inputs:	
			a quantitative study	229

X	Contents	

	7.5	A design example	235	
	7.6 Summary and conclusions			
	Notation			
8	Low	power digital design based on the FGMOS threshold gate	245	
	8.1	Introduction	245	
	8.2	Threshold gates	246	
	8.3	The vMOS threshold gate	247	
		8.3.1 Theory	247	
		8.3.2 Practical design aspects	249	
	8.4	νMOS Threshold gates applications	250	
		8.4.1 Threshold logic based adders using floating-gate		
		circuits	250	
		8.4.2 vMOS-based compressor designs	255	
		8.4.3 Sorting networks implemented as vMOS circuits	258	
		8.4.4 A multi-input Muller C-element	267	
	8.5	Summary and conclusions	268	
	Nota	•	269	
9	Summary and conclusions		273	
Re	ferenc	es	279	
Index			297	