

---

# Contents

---

<b>Preface</b>	<b>xi</b>
<b>1 High-<math>\kappa</math> dielectrics and device reliability</b>	<b>1</b>
1.1 Introduction	1
1.2 Alloying HfO <sub>2</sub> and ZrO <sub>2</sub>	2
1.3 Advanced ALD process: intermediate treatment	4
1.4 SPA plasma	5
1.5 Cyclic deposition and SPA plasma treatment to ALD Hf <sub>1-x</sub> Zr <sub>x</sub> O <sub>2</sub>	5
1.5.1 Impact of Zr addition and SPA plasma on electrical properties	8
1.5.2 Reliability study by constant voltage stress	9
1.6 Al incorporation into HfO <sub>2</sub>	13
1.6.1 HfAlO <sub>x</sub> alloy structures	14
1.6.2 Al <sub>2</sub> O <sub>3</sub> /HfO <sub>2</sub> bilayer structures	15
1.6.3 Problems with excess Al incorporation	16
1.6.4 Extremely low Al incorporation in HfO <sub>2</sub>	17
1.7 Conclusion	27
Acknowledgment	28
References	28
<b>2 High mobility n and p channels on gallium arsenide and silicon substrates using interfacial misfit dislocation arrays</b>	<b>35</b>
2.1 Introduction	35
2.2 IMF versus pseudomorphic growth	38
2.3 III-Sb on GaAs substrates	39
2.4 III-Sb on silicon substrates	42
2.4.1 Lattice mismatch solution: IMF layer	43
2.4.2 Antiphase domains (APDs)	47
2.4.3 Thermal expansion coefficient	50
2.5 GaSb membranes	51
2.5.1 Substrate removal technique	51
2.5.2 ELO technique	53
2.6 InAs and InGaSb channels on GaAs	54
2.7 Conclusions	57
References	57
<b>3 Anodic metal-insulator-metal (MIM) capacitors</b>	<b>61</b>
3.1 Introduction	61

3.2	MIM capacitor	63
3.3	Anodization for nanoelectronics	64
3.4	Anodic alumina MIM capacitors	66
3.4.1	Fabrication process flow and crystalline properties	67
3.4.2	Capacitance and voltage linearity	67
3.4.3	Leakage characteristics and conduction mechanisms	70
3.5	Anodic titania MIM capacitors	73
3.5.1	Fabrication process, oxide formation, and crystallization	74
3.5.2	Capacitance, voltage linearity, and leakage characteristics	76
3.6	Anodic bilayer MIM capacitors	79
3.6.1	Fabrication process flow	80
3.6.2	Formation of bilayer and crystallization	81
3.6.3	Capacitance, voltage linearity, and leakage characteristics	82
3.7	Modeling of high- <i>k</i> MIM capacitors	84
3.7.1	Modeling the voltage linearity	85
3.7.2	Macroscopic model	86
3.7.3	Microscopic model	88
3.7.4	Model verification	89
3.8	Conclusion	90
	References	92
<b>4</b>	<b>Graphene transistors—present and beyond</b>	<b>99</b>
4.1	Introduction	99
4.2	Fabrication of graphene	100
4.3	Properties of graphene	101
4.3.1	Band structure	101
4.3.2	Carrier density	103
4.3.3	Ambipolar field effect	104
4.3.4	Conductivity	104
4.3.5	Scattering mechanism	106
4.3.6	High-field transport	108
4.3.7	Low-field mobility	109
4.3.8	Substrate and gate dielectrics	110
4.3.9	Joule heating	112
4.3.10	Contact resistance	112
4.3.11	Quantum capacitance	113
4.4	Modeling and simulation	114
4.4.1	Classical transport	114
4.4.2	Semiclassical transport	115
4.4.3	Quantum transport	117
4.5	GNR FET	119
4.5.1	Graphene nanoribbon	119
4.5.2	Device structure	123
4.5.3	Device performance metrics	123
4.6	Conclusion	128
	References	128

<b>5 Junction and doping-free transistors for future computing</b>	<b>139</b>
5.1 Introduction	139
5.2 JLTFET limitations	143
5.3 Dopingless FET	146
5.4 Junction and doping-free FET	148
5.4.1 Junction and doping-free DG FET	149
5.4.2 Dopingless BJT	159
5.5 Conclusion	166
References	166
<b>6 Nanoscale high-<math>\kappa</math>/metal-gate CMOS and FinFET based logic libraries</b>	<b>169</b>
6.1 Introduction	169
6.2 Summary of this chapter	172
6.3 HKMG bulk MOSFET	174
6.3.1 HKMG device structure	175
6.3.2 HKMG device modeling	176
6.4 DG-FinFET device	178
6.4.1 DG-FinFET device structure	178
6.4.2 DG-FinFET device modeling	180
6.5 The proposed methodology for logic library creation	183
6.5.1 Sources of variation and nature of variability	183
6.5.2 Statistical logic library characterization flow	184
6.6 Power, leakage, and delay models for HKMG and DG-FinFET technology	187
6.6.1 For HKMG-based technology	187
6.6.2 For DG-FinFET-based technology	190
6.7 Device level characterization of high- $\kappa$ and FinFET	191
6.7.1 For HKMG CMOS	191
6.7.2 For DG-FinFET	199
6.8 PVT-aware logic level characterization	204
6.9 Conclusion and directions for future research	205
Acknowledgment	206
References	206
<b>7 FinFET and reliability considerations of next-generation processors</b>	<b>213</b>
7.1 Introduction	213
7.2 Background	215
7.2.1 NBTI degradation mechanism	215
7.2.2 Target GPU architecture	216
7.3 Hybrid-device warp scheduler	217
7.3.1 Opportunity for improvement	217
7.3.2 Two-stage scheduling	219
7.4 Hybrid-device sequential-access L2 cache	221
7.5 Experimental setup	222

7.6	Result analysis	224
7.6.1	Warp scheduler	224
7.6.2	L2 cache	228
7.7	Related work	232
7.7.1	NBTI mitigation	232
7.7.2	Characterization of FinFET reliability	233
7.7.3	Hybrid-device design	233
7.8	Conclusion	233
	References	234
<b>8</b>	<b>Multiple-independent-gate nanowire transistors: from technology to advanced SoC design</b>	<b>237</b>
8.1	Introduction	237
8.2	Multiple-independent-gate field-effect transistors	238
8.2.1	TIG device overview and operation	238
8.2.2	Device fabrication and electrical characterization	240
8.2.3	Physical understanding	243
8.2.4	Performance predictions	245
8.3	Circuit design opportunities	247
8.3.1	Generalities	247
8.3.2	Compact data path design	249
8.3.3	Advanced low-power techniques	251
8.3.4	Memory opportunities	254
8.3.5	Case study: implementation of a Polar code decoder with MIGFETs	257
8.4	Summary and conclusions	259
	Acknowledgment	260
	References	260
<b>9</b>	<b>Exploration of carbon nanotubes for efficient power delivery</b>	<b>265</b>
9.1	Introduction	265
9.2	Modeling of CNTs	266
9.3	CNTs for 2D power delivery network	269
9.3.1	Branch analysis with CNTs	270
9.4	CNTs for 3D power delivery network	274
9.4.1	CNT TSV analysis	278
9.4.2	Voltage drop analysis on a 3D PDN	280
9.5	Conclusion	284
	Acknowledgment	284
	References	284
<b>10</b>	<b>Timing driven buffer insertion for carbon nanotube interconnects</b>	<b>287</b>
10.1	Introduction	287
10.2	Problem formulation	290
10.3	CNT interconnects	290
10.3.1	Resistance for CNT	291

10.3.2 Capacitance for CNT	292
10.3.3 Inductive impact is not important	293
10.3.4 Elmore delay model for bundled SWCNTs interconnects	294
10.4 Timing buffering for CNT interconnects	294
10.4.1 Add wire	294
10.4.2 Add buffer	296
10.4.3 Branch merge	296
10.4.4 Add driver	297
10.4.5 Pruning	298
10.5 An example	299
10.6 Experimental results	302
10.6.1 Experimental setup	302
10.6.2 Experimental results	304
10.7 Conclusions	308
Acknowledgment	309
References	309
<b>11 Memristor modeling – static, statistical, and stochastic methodologies</b>	<b>313</b>
11.1 Introduction	313
11.2 Static modeling	315
11.2.1 TiO <sub>2</sub> thin-film memristor	315
11.2.2 Memristor static (bulk) model	316
11.3 Statistical modeling	316
11.3.1 Theoretical analysis	316
11.3.2 3D device sample generation flow	319
11.3.3 The impact of process variations	322
11.4 Stochastic modeling	324
11.4.1 ON and OFF static states	324
11.4.2 Dynamic switching process	324
11.4.3 Stochastic model verification	327
11.5 Robustness of a neuromorphic system	329
11.6 Conclusion	332
Acknowledgment and disclaimer	332
References	332
<b>12 Neuromorphic devices and circuits</b>	<b>337</b>
12.1 Introduction	337
12.2 Emerging memory technologies	338
12.3 Memristor and resistive memory	340
12.3.1 Memristor	341
12.3.2 Switching mechanisms	342
12.3.3 Plasticity	345
12.3.4 Memristor integration	346
12.4 Memristive synapse circuits: current-mode design	347
12.4.1 Overview	347

x *Nano-CMOS and post-CMOS electronics: devices and modelling*

12.4.2	Area and power consumption	349
12.5	Application: image clustering	351
12.5.1	Algorithm overview	351
12.5.2	Hardware design	352
12.5.3	Clustering MNIST images	354
12.6	Summary	355
	Acknowledgment	355
	References	355
<b>Index</b>		<b>357</b>