
Contents

Preface	xiii
1 Self-healing analog/RF circuits	1
1.1 Introduction	1
1.2 Indirect performance sensing	3
1.3 Pre-silicon indirect sensor modeling via SR	4
1.3.1 L_0 -norm regularization	5
1.3.2 L_1 -norm regularization	7
1.3.3 Accuracy of L_1 -norm regularization	9
1.4 Post-silicon indirect sensor calibration via Bayesian model fusion	11
1.4.1 Prior knowledge definition	12
1.4.2 MAP estimation	14
1.5 On-chip self-healing flow	17
1.6 Case study	20
1.6.1 25 GHz differential Colpitts VCO	20
1.6.2 60 GHz LNA	26
1.7 Conclusion	32
References	32
2 On-chip gate delay variability measurement in scaled technology node	35
2.1 Introduction	35
2.2 Classification of variability	36
2.3 Sources of variability	38
2.3.1 Random dopant fluctuations	38
2.3.2 Line edge roughness	38
2.3.3 Oxide thickness variation	39
2.4 Related work on variability measurement	39
2.4.1 Gate delay variability	39
2.4.2 Rise and fall gate delay variability	41
2.5 Gate delay measurement using reconfigurable ring oscillator	42
2.5.1 Gate delay measurement cell	42
2.5.2 Reconfigurable ring oscillator structure	43
2.5.3 Measured results	48
2.5.4 Poly-pitch effect	49
2.5.5 Length of diffusion effect	51
2.5.6 Delay variation due to layout orientation	52

2.5.7	Delay variation due to supply voltage	52
2.5.8	Measured accuracy of the delay measurement	53
2.5.9	Comparison with other works	55
2.6	Measurement of rise and fall delays using standard RO	56
2.7	Rise and fall gate delay measurement using RRO	57
2.7.1	Gate delay measurement cell	57
2.7.2	Rise and fall delays of non-inverting gate	58
2.7.3	Rise and fall delays of inverting gate	60
2.8	Test chip and measurement results	61
2.8.1	Measurement of duty cycle	61
2.9	Measured results	62
2.9.1	Impact of body-bias	63
2.9.2	Impact of supply voltage	65
2.9.3	Measurement accuracy	65
2.9.4	Comparison with the existing techniques	65
2.10	Summary and conclusions	66
	References	67
3	Nanoscale FinFET devices for PVT-aware SRAM	71
3.1	Introduction	71
3.2	Nanoscale FinFET devices	72
3.2.1	Bulk FinFET	73
3.2.2	SOI FinFET	75
3.3	FinFET-based SRAM topologies	79
3.3.1	IG-FinFET-based 6T SRAM	80
3.3.2	Back-gate bias IG-FinFET-based 6T SRAM	82
3.3.3	IG-FinFET-based PPN 10T SRAM	83
3.3.4	Stability analysis	88
3.4	FinFET-based SRAM design challenges	91
3.5	PVT-aware SRAM design	92
3.5.1	PVT mitigation techniques	93
3.5.2	PVT-aware SRAM designs	95
3.5.3	Stability analysis	103
3.6	Conclusion	106
	References	106
4	Data stability and write ability enhancement techniques for FinFET SRAM circuits	113
4.1	Introduction	113
4.2	Six-FinFET SRAM cells	114
4.2.1	Conventional six-FinFET SRAM cell	114
4.2.2	Independent-gate FinFET SRAM cell	116
4.2.3	SRAM cell with asymmetrically overlap/underlap engineered FinFETs	117

4.2.4	Hybrid SRAM cell with asymmetrically overlapped/ underlapped bitline access transistors	120
4.2.5	SRAM cell with asymmetrically gate-underlapped transistors	121
4.2.6	Single-ended read SRAM cell with underlap engineered symmetrical-FinFETs	125
4.3	Fabrication and SRAM cell area comparison	127
4.4	Case study: 8KBit memory arrays designed with different SRAM cells	128
4.4.1	Read static noise margin	128
4.4.2	Hold static noise margin	129
4.4.3	Write voltage margin	130
4.4.4	Data access speed	131
4.4.5	Leakage power consumption	132
4.5	Variations of underlap (overlap) lengths due to process imperfections	133
4.6	Conclusions	138
	References	138
5	Low-leakage techniques for nanoscale CMOS circuits	141
5.1	Introduction	141
5.2	Device scaling	142
5.2.1	Constant voltage scaling	144
5.2.2	Constant field scaling	144
5.2.3	Generalized scaling	145
5.3	Power dissipation	145
5.3.1	Leakage power dissipation	145
5.3.2	Leakage current components	146
5.4	Issue of leakage current	148
5.5	Variability issues and aware design	148
5.6	Leakage reduction techniques	150
5.6.1	MTCMOS technique	150
5.6.2	Forced stack technique	152
5.6.3	Dual threshold CMOS (DTCMOS) technique	154
5.6.4	SCCMOS (super cut-off CMOS) technique	154
5.6.5	Leakage feedback technique	156
5.6.6	Variable threshold CMOS (VTCMOS) technique	157
5.6.7	LECTOR technique	158
5.6.8	Sleepy stack technique	158
5.6.9	Sleepy keeper technique	159
5.6.10	VCLEARIT technique	160
5.6.11	GALEOR technique	161
5.7	Leakage analysis	162
5.8	Conclusion	167
	References	167

6	Thermal effects in carbon nanotube VLSI interconnects	173
6.1	Introduction	173
6.2	Present status of VLSI interconnect	174
6.3	Survey of CNT-based interconnects	175
6.4	Electrical properties	176
6.4.1	Equivalent resistance (R_{eqv})	177
6.4.2	Equivalent inductance (L_{eqv})	180
6.4.3	Equivalent capacitance (C_{eqv})	181
6.4.4	Effective mean free path (λ_{eff})	182
6.4.5	Equivalent circuit	184
6.5	Thermal properties	185
6.5.1	Thermal properties of SWCNTs	185
6.5.2	Thermal properties of SWCNT bundle	187
6.5.3	Thermal properties of MWCNT	189
6.5.4	Iterative scheme for R and T	190
6.5.5	Temperature profiling inside the interconnect	191
6.5.6	Performances in terms of S -parameters	193
6.6	Conclusion	196
	References	196
7	Lumped electro-thermal modeling and analysis of carbon nanotube interconnects	201
7.1	Introduction	201
7.2	Electrical modeling of CNTs	202
7.3	Thermal modeling for CNTs	205
7.4	Conclusion	216
	References	217
8	High-level synthesis of digital integrated circuits in the nanoscale mobile electronics era	219
8.1	Introduction	219
8.2	Fundamentals on high level synthesis	222
8.2.1	Overview on HLS design process	222
8.2.2	Need for HLS	224
8.2.3	Scheduling algorithms	225
8.2.4	Allocation and binding	228
8.3	Power, energy, or leakage aware HLS for nanoscale ICs	229
8.3.1	Selected power, energy, or leakage aware HLS methods	229
8.3.2	Effects of loop manipulation on power and delay of the design	233
8.3.3	Other design space exploration approaches during HLS	239
8.4	Bio/nature-inspired algorithms for DSE framework	241
8.4.1	Selected bio/nature-inspired approaches	241
8.4.2	A BFOA-exploration process	243
8.4.3	Encoding/initialization of the datapath bacterium	244

8.4.4	Encoding of the auxiliary bacterium	245
8.4.5	Proposed movement of bacterium	246
8.4.6	Models for metric	248
8.4.7	Results of the BFOA-exploration process	248
8.5	HLS approaches for secure information processing	252
8.5.1	Related work	252
8.5.2	Exploration process of hardware Trojan secured datapath: security against untrusted third party digital IPs	253
8.5.3	Results of exploration process of hardware Trojan secured datapath	258
8.6	Selected tools available for HLS	258
8.6.1	Selected commercial tools for HLS	259
8.6.2	Selected free HLS tools	260
8.7	Conclusion and future directions of HLS	260
	References	261
9	SPICEless RTL design optimization of nanoelectronic digital integrated circuits	267
9.1	Introduction	267
9.2	The concept of SPICEless RTL optimization during HLS	271
9.3	The issues in RTL optimization of power dissipation in digital circuits	272
9.4	Power optimization at RTL: state-of-the-art	274
9.4.1	Existing methods for RTL power optimization	274
9.4.2	Multiple oxide thickness technology for gate-oxide leakage optimization	276
9.5	A specific SPICEless RTL optimization approach	278
9.5.1	The overall RTL optimization flow	278
9.5.2	Objective function for RTL optimization	279
9.5.3	A specific heuristic algorithm for RTL optimization	281
9.6	SPICEless characterization of the RTL component library	285
9.6.1	Gate-oxide leakage modeling	287
9.6.2	Propagation delay modeling	289
9.6.3	Analytical modeling of RTL components	291
9.7	Experimental results for the specific RTL optimization	293
9.8	Conclusions and future directions of research	298
	Acknowledgments	299
	References	299
10	Green on-chip inductors for three-dimensional integrated circuits: concepts, algorithms and applications	305
10.1	Introduction	305
10.2	Effect of various parameters of an on-chip inductor	307
10.2.1	Impact of process parameters	309
10.2.2	Design parameters	313

10.3	Low-frequency applications	316
10.3.1	DC–DC converter design	316
10.3.2	Resonant clocking implementation	323
10.4	Micro-channel shielding	326
10.5	Summary and conclusions	334
	References	334
11	3D NoC: a promising alternative for tomorrow’s nanosystem design	337
11.1	Introduction	337
11.1.1	NoC basics	338
11.1.2	Transition towards 3D	338
11.2	Design challenges in 3D NoC	340
11.2.1	Design challenges	341
11.2.2	Macro-architecture	341
11.2.3	Emerging technological challenges	345
11.3	Performance centric design of 3D NoCs	347
11.3.1	Interconnection topology development	347
11.3.2	Routing policy	347
11.3.3	Flow control mechanism	349
11.4	Architectural optimization of 3D NoCs	349
11.4.1	Router architecture	349
11.4.2	Network interface controller	350
11.4.3	Interconnection	351
11.4.4	Memory	352
11.5	Thermal-aware design	352
11.6	Photonic 3D NoC	353
11.6.1	Photonic interconnect for manycore ICs	353
11.6.2	Multi-dimensional design issues in 3D PNoC	357
11.7	Wireless 3D NoC	358
11.7.1	Low-latency-based wireless 3D NoCs	358
11.7.2	Inductive coupling interconnected application-specific 3D NoC	359
11.7.3	Reconfigurable hybrid 3D wireless NoC	360
11.8	3D NoC simulators	361
11.8.1	NoC simulation	361
11.9	Reliability and fault tolerance in 3D NoCs	364
11.10	Conclusion	366
	References	366
12	A new paradigm towards performance centric computation beyond CMOS: DNA computing	379
12.1	Introduction	379
12.1.1	DNA structure	380
12.1.2	Operations on DNA solutions	381

12.1.3	How DNA computers work? Power of DNA computer	386
12.1.4	History of DNA computing	386
12.2	DNA computing models	387
12.2.1	Adleman–Lipton model	388
12.2.2	Sticker model	393
12.3	Performing arithmetic and logic operations using DNA	397
12.3.1	AND operation	398
12.3.2	OR operation	399
12.3.3	XOR operation	400
12.3.4	NOT operation	400
12.3.5	Comparator	400
12.4	Implementing data structures using DNA	402
12.4.1	Stack and queue using DNA	402
12.4.2	List using DNA	403
12.4.3	Map using DNA	404
12.5	Conclusion	405
	References	405
Index		409